



FIG. 1

**FIG. 2**

**FIG. 3**




FIG. 4

CLOCK RATIO = 6.5:1 (26:4)




FIG. 5





FIG. 6

**FIG. 7**

fsLatchEn Generation for Clock Ratios Below 2:1

Ratio[5:0]	Clock Ratio	Behavior
4	1.00:1	fsLatchEn always asserted.
5	1.25:1	fsLatchEn asserted in all FCLKs except Phase 5.
6	1.50:1	fsLatchEn asserted in all FCLKs except Phases 3 and 6.
7	1.75:1	fsLatchEn asserted in Phases 2, 4, 6 and 7.

FIG. 8

sfLatchEn Generation as a Function of Clock Ratio

Clock Ratio	Behavior
1.00:1	Don't Care. Implemented as a 2.5 FCLK delay from fsLatchEn.
1.25:1	sfLatchEn is delayed 2.5 FCLKs from fsLatchEn.
1.50:1	sfLatchEn is delayed 2.5 FCLKs from fsLatchEn.
1.75:1	sfLatchEn is delayed 3.5 FCLKs from fsLatchEn.
2.00:1 and up	sfLatchEn is delayed 0.5 FCLKs from fsLatchEn.

FIG. 10

fsLatchEn Generation for Clock Ratios 2:1 and Above

Ratio[5:0]	Clock Ratio	Behavior
8	2.00:1	fsLatchEn asserts in a 2-2-2-2 pattern. That is, a repeating 1-0-1-0-1-0-1-0 pattern for a total of 9 FCLKs.
9	2.25:1	fsLatchEn asserts in a 3-2-2-2 pattern. That is, a repeating 1-0-0-1-0-1-0-1-0 pattern for a total of 9 FCLKs.
10	2.50:1	fsLatchEn asserts in a 3-2-3-2 pattern.
11	2.75:1	fsLatchEn asserts in a 3-3-3-2 pattern.
12	3.00:1	fsLatchEn asserts in a 3-3-3-3 pattern.
13	3.25:1	fsLatchEn asserts in a 4-3-3-3 pattern.
14	3.50:1	fsLatchEn asserts in a 4-3-4-3 pattern.
15	3.75:1	fsLatchEn asserts in a 4-4-4-3 pattern.
16	4.00:1	fsLatchEn asserts in a 4-4-4-4 pattern.
17	4.25:1	fsLatchEn asserts in a 5-4-4-4 pattern.
18	4.50:1	fsLatchEn asserts in a 5-4-5-4 pattern.
19	4.75:1	fsLatchEn asserts in a 5-5-5-4 pattern.
20	5.00:1	fsLatchEn asserts in a 5-5-5-5 pattern.
21	5.25:1	fsLatchEn asserts in a 6-5-5-5 pattern.
22	5.50:1	fsLatchEn asserts in a 6-5-6-5 pattern.
23	5.75:1	fsLatchEn asserts in a 6-6-6-5 pattern.
24	6.00:1	fsLatchEn asserts in a 6-6-6-6 pattern.
25	6.25:1	fsLatchEn asserts in a 7-6-6-6 pattern.
26	6.50:1	fsLatchEn asserts in a 7-6-7-6 pattern.
27	6.75:1	fsLatchEn asserts in a 7-7-7-6 pattern.
28	7.00:1	fsLatchEn asserts in a 7-7-7-7 pattern.
29	7.25:1	fsLatchEn asserts in a 8-7-7-7 pattern.
30	7.50:1	fsLatchEn asserts in a 8-7-8-7 pattern.
31	7.75:1	fsLatchEn asserts in a 8-8-8-7 pattern.
32	8.00:1	fsLatchEn asserts in a 8-8-8-8 pattern.

FIG. 9










FIG. 11

**FIG. 12****FIG. 13****FIG. 14**

**FIG. 15****FIG. 16**